

# Understanding Portability of a High-Level Programming Model on Diverse HPC Architectures

Jeffrey S. Vetter

Seyong Lee, Joel Denny,  
Jungwon Kim, et al.

*Presented to*  
COEPP  
Glendale, AZ


19 Apr 2016



ORNL is managed by UT-Battelle  
for the US Department of Energy

<http://ft.ornl.gov> [vetter@computer.org](mailto:vetter@computer.org)

 **OAK RIDGE**  
National Laboratory



# Executive Summary

- **Architectures are growing more complex**
  - This will get worse; not better
- **Programming systems must provide performance portability (in addition to functional portability)!!**
- **Diverse heterogeneous systems including FPGAs**
- **Programming NVM systems is the next major challenge**

# Current ASCR Computing At a Glance


System attributes	NERSC Now	OLCF Now	ALCF Now	NERSC Upgrade	OLCF Upgrade	ALCF Upgrades	
Planned Installation	<b>Edison</b>	<b>TITAN</b>	<b>MIRA</b>	<b>Cori 2016</b>	<b>Summit 2017-2018</b>	<b>Theta 2016</b>	<b>Aurora 2018-2019</b>
System peak (PF)	2.6	27	10	> 30	150	>8.5	180
Peak Power (MW)	2	9	4.8	< 3.7	10	1.7	13
Total system memory	357 TB	710TB	768TB	~1 PB DDR4 + High Bandwidth Memory (HBM) + 1.5PB persistent memory	> 1.74 PB DDR4 + HBM + 2.8 PB persistent memory	>480 TB DDR4 + High Bandwidth Memory (HBM)	> 7 PB High Bandwidth On-Package Memory Local Memory and Persistent Memory
Node performance (TF)	0.460	1.452	0.204	> 3	> 40	> 3	> 17 times Mira
Node processors	Intel Ivy Bridge	AMD Opteron Nvidia Kepler	64-bit PowerPC A2	Intel Knights Landing many core CPUs Intel Haswell CPU in data partition	Multiple IBM Power9 CPUs & multiple Nvidia Volcas GPUS	Intel Knights Landing Xeon Phi many core CPUs	Knights Hill Xeon Phi many core CPUs
System size (nodes)	5,600 nodes	18,688 nodes	49,152	9,300 nodes 1,900 nodes in data partition	~3,500 nodes	>2,500 nodes	>50,000 nodes
System Interconnect	Aries	Gemini	5D Torus	Aries	Dual Rail EDR-IB	Aries	2 <sup>nd</sup> Generation Intel Omni-Path Architecture
File System	7.6 PB 168 GB/s, Lustre®	32 PB 1 TB/s, Lustre®	26 PB 300 GB/s GPFS™	28 PB 744 GB/s Lustre®	120 PB 1 TB/s GPFS™	10PB, 210 GB/s Lustre initial	150 PB 1 TB/s Lustre®

Complexity  $\propto T$


# Core, Processor Architectures

- **LT v. TO Cores**
  - GPUs (discrete, integrated)
  - FPGAs
- **SIMD/short vector**
- **SMT, threading models**
- **DVFS (incl Turboboost)**
- **Special Purpose**
  - RNGs
  - AES, video engines
  - Transactional memory
  - Virtualization support
- **Reconfigurable computing**
- **etc**

Skylake



Pascal



<http://cdn.wccftech.com/wp-content/uploads/2014/03/NVIDIA-Pascal-GPU-Chip-Module.jpg>

# Integration, M&A Dominate Discussion

## Nvidia and IBM create GPU interconnect for faster supercomputing

"NVLink" shares up to 80GB of data per second between CPUs and GPUs.

by Jon Brodtkin - Mar 25 2014, 2:45pm EST

NETWORKING SUPERCOMPUTING 34

## It Begins: AMD Announces Its First ARM Based Server SoC, 64-bit/8-core Opteron A1100

by Anand Lal Shimpi on January 28, 2014 6:35 PM EST

Posted in CPUs IT Computing Enterprise enterprise CPUs AMD Opteron Opteron

### "SEATTLE" 64-BIT ARM SERVER PROCESSOR FIRST 28NM ARM SERVER CPU TO SAMPLE IN MARCH


- Industry's only 64-bit ARM Server SoC from a proven server processor supplier
- The most server experience of any ARM licensee

## Nvidia Jetson TK1 mini supercomputer is up for pre-order

Will ship on 15 May

By Lee Bell

Fri May 02 2014, 11:38



**NVIDIA'S JETSON TK1** mini development kit is now up for pre-order at \$192.

Despite Nvidia having announced that it is "now shipping", the Jetson TK1 is actually not shipping until 15 May.

Claiming to be "the world's smallest supercomputer", the Jetson TK1 is a mini supercomputer embedded systems to aid in the development of self-driving cars.

Speaking at the GPU Technology Conference (GTC) in March, Nvidia co-founder Jensen Huang described it as capable of running anything the GeForce GTX Titan can run, but at a slower pace.

With a total performance of 326 GFLOPS, the Jetson TK1 should be more powerful than the Raspberry Pi board, which delivers just 24 GFLOPS, but will retail for much more, costing \$192 in the US - a number that matches the number of cores in the Tegra K1 processor that Nvidia launched at CES in Las Vegas in January.


"The Jetson TK1 also comes with this new SDK called Vision Works. Stacked onto CUDA, it comes with a whole bunch of primitives whether it's recognising corners or detecting edges, or it could be classifying objects.

Parameters are loaded into this Vision Works primitives system to recognise objects," Huang said on stage during the Jetson TK1 launch.

Parameters are loaded into this Vision Works primitives system to recognise objects," Huang said on stage during the Jetson TK1 launch.

## A-SERIES REDEFINES COMPUTE

### Kaveri



PRESS RELEASE

## Altera and IBM Unveil FPGA-accelerated POWER Systems with Coherent Shared Memory

By

Published: Nov 17, 2014 8:00 a.m. ET

f 8 t 13 s e

*POWER8 Systems that Leverage Reprogrammable FPGA Accelerators Gain Significant Improvements in System Performance, Efficiency and Flexibility*


NEW ORLEANS, Nov. 17, 2014 /PRNewswire/ -- SuperComputing 2014 -- Altera Corporation ALTR, +0.00% and IBM IBM, +0.00% today unveiled the industry's first FPGA-based acceleration platform that coherently connects an FPGA to a POWER8 CPU leveraging IBM's Coherent Accelerator Processor Interface (CAPI). The reconfigurable hardware accelerator features shared virtual memory between the FPGA and processor which significantly improves system performance, efficiency and flexibility in high-performance computing (HPC) and data center applications. Altera and IBM are presenting several POWER8 systems that are coherently accelerated using FPGAs at SuperComputing 2014.

Working together through the OpenPOWER Foundation, Altera and IBM are

the hedging of on a 28nm

## Intel's 14nm Broadwell GPU takes shape, indicates major improvements over Haswell

By Sebastian Anthony on November 5, 2013 at 10:21 am | 16 Comments



Ahead of its 2014 launch, Intel has started open-sourcing the Linux driver for Broadwell's GPU. Broadwell

### This Article

## Avago Agrees to Buy Broadcom for \$37 Billion

By MICHAEL J. de la MERCED and CHAD BRAY MAY 28, 2015



## Intel Mates FPGA With Future Xeon Server Chip

June 18, 2014 by Timothy Prickett Morgan




Intel is taking field programmable gate arrays seriously as a means of accelerating applications and has crafted a hybrid chip that marries an FPGA to a Xeon E5 processor and puts them in the same processor socket.


## Intel to acquire Altera for \$54 a share

Monday, 1 Jun 2015 | 8:33 AM ET

REUTERS



# Complex Programming Models



**System:** MPI, Legion, HPX, Charm++, etc

Low overhead

Resource contention

Locality

**Node:** OpenMP, Pthreads, U-threads, etc

SIMD

NUMA, HBM

**Cores:** OpenACC, CUDA, OpenCL, OpenMP4, ...

Memory use, coalescing

Data orchestration


Fine grained parallelism


Hardware features

# Programming Heterogeneous Systems

# ARES HLIR Approach

- Vertically integrated toolchain for programming systems
  - ARES is not trying to build a complete toolchain, but rather leverage other software
- Define an open-source, extensible, universal High-Level Intermediate Representation (HLIR) leveraging the widely adopted LLVM infrastructure
- HLIR Analysis and optimization passes can be applied to any Frontend
- HLIR enables higher level analysis and transformation than low level IRs
- Lowered to LLVM or native support (e.g., CUDA)





# Understanding Performance Portability of High-level Programming Models for Heterogeneous Systems

- **Problem**

Directive-based, high-level accelerator programming models such as OpenACC provide code portability. But how does it fare on performance portability? And what architectural features/compiler optimizations affect the performance portability? And how much?

- **Solution**


- Proposed a high-level, architecture-independent intermediate language (HeteroIR) to map high-level programming models (e.g., OpenACC) to diverse heterogeneous devices while maintaining portability.
- Using HeteroIR, port and measure the performance portability of various OpenACC applications on diverse architectures.

- **Results**

- Using HeteroIR, OpenARC ported 12 OpenACC applications to diverse architectures (NVIDIA CUDA, AMD GCN, and Intel MIC), and measured the performance portability achieved across all applications.
- HeteroIR abstracts out the common architecture functionalities, which makes it easy for OpenARC (and other compilers) to support diverse heterogeneous architectures.
- HeteroIR, combined with rich OpenARC directives and built-in tuning tools, allows OpenARC to be used for various tuning studies on diverse architectures.

		Executed on		
		CUDA	GCN	MIC
Best Program version of	CUDA	100	84	65
	GCN	91	100	67
	MIC	58	68	100

# Overall Performance Portability



- Better perf. portability among GPUs
- Lesser across GPUs and MIC
- Main reasons
  - Parallelism arrangement
  - Compiler optimizations : e.g. device-specific memories, unrolling etc.

## Performance Portability Matrix

		Executed on		
		CUDA	GCN	MIC
Best Program version of	CUDA	100	84	65
	GCN	91	100	67
	MIC	58	68	100

# Intelligent selection of optimizations based on target architecture




Figure 5: Memory Coalescing Benefits on Different Architectures : MIC is impacted the least by the non-coalesced accesses




Figure 7: Impact of Tiling Transformation : *MATMUL* shows higher benefits than *JACOBI* owing to more contiguous accesses




Figure 9: Effects of Loop Unrolling - MIC shows benefits on unrolling




Fig. 11: Comparison of hand-written CUDA/OpenCL programs against auto-tuned OpenARC code versions : Tuned OpenACC programs perform reasonably well against hand-written codes

# OpenACC to FPGA: A Framework for Directive-Based High-Performance Reconfigurable Computing

- Problem


- Reconfigurable computers, such as FPGAs, offer more performance and energy efficiency for specific workloads than other heterogeneous systems, but their programming complexities and low portability have limited their deployment in large scale HPC systems.

- Solution

- Proposed an OpenACC-to-FPGA translation framework, which performs source-to-source translation of the input OpenACC program into an output OpenCL code, which is further compiled to an FPGA program by the underlying backend Altera OpenCL compiler.

- Recent Results

- Proposed several FPGA-specific OpenACC compiler optimizations and pragma extensions to achieve higher throughput.
- Evaluated the framework using eight OpenACC benchmarks, and measured performance variations on diverse architectures (Altera FPGA, NVIDIA/AMD GPUs, and Intel Xeon Phi).



- Impact

- Proposed translation framework is the first work to use a standard and portable, directive-based, high-level programming system for FPGAs.
- Preliminary evaluation of eight OpenACC benchmarks on an FPGA and comparison study on other accelerators identified that the unique capabilities of an FPGA offer new performance tuning opportunities different from other accelerators.

# Reconfigurable Computing Tests Performance Portability in a New Dimension




Figure 2: FPGA OpenCL Architecture




Figure 3: Difference in Global Memory Access Pattern as a Result of Channels Implementation

Listing 4: Altera OpenCL (AOCL) Channel Example

```

1  #pragma acc data copyout(a[0:N]) create(b[0:N]) \
2  copyin(c[0:N])
3  {
4  #pragma acc kernels loop gang worker present(b, c)
5      for (i=0; i<N; i++) b[i] = c[i]*c[i];
6  #pragma acc kernels loop gang worker present(a, b)
7      for (i=0; i<N; i++) a[i] = b[i];
8  }
9      (a) Input OpenACC code
10
11 #pragma acc data copyout(a[0:N]) pipe(b[0:N]) \
12 copyin(c[0:N])
13 {
14 #pragma acc kernels loop gang worker pipeout(b) present(c)
15     for (i=0; i<N; i++) b[i] = c[i]*c[i];
16 #pragma acc kernels loop gang worker pipein(b) present(a)
17     for (i=0; i<N; i++) a[i] = b[i];
18 }
19     (b) Modified OpenACC code for kernel-pipelining
20
21 #pragma OPENCL EXTENSION cl_altera_channels : enable
22 channel float pipe__b;
23 __kernel void kernel0(__global float * c)
24 {
25     int i = get_global_id(0);
26     write_channel_altera(pipe__b, (c[i]*c[i]));
27 }
28 __kernel void kernel1(__global float * a)
29 {
30     int i = get_global_id(0);
31     a[i] = read_channel_altera(pipe__b);
32 }
33     (c) Output OpenCL code with channels
    
```

# Emerging Non-volatile Memory Systems


# Exascale architecture targets circa 2009

*2009 Exascale Challenges Workshop in San Diego*

## Attendees envisioned two possible architectural swim lanes:


1. Homogeneous many-core thin-node system
2. Heterogeneous (accelerator + CPU) fat-node system

System attributes	2009	“Pre-Exascale”		“Exascale”	
System peak	2 PF	100-200 PF/s		1 Exaflop/s	
Power	6 MW	15 MW		20 MW	
System memory	0.3 PB	5 PB		32–64 PB	
Storage	15 PB	150 PB		500 PB	
Node performance	125 GF	0.5 TF	7 TF	1 TF	10 TF
Node memory BW	25 GB/s	0.1 TB/s	1 TB/s	0.4 TB/s	4 TB/s
Node concurrency	12	O(100)	O(1,000)	O(1,000)	O(10,000)
System size (nodes)	18,700	500,000	50,000	1,000,000	100,000
Node interconnect BW	1.5 GB/s	150 GB/s	1 TB/s	250 GB/s	2 TB/s
IO Bandwidth	0.2 TB/s	10 TB/s		30-60 TB/s	
MTTI	day	O(1 day)		O(0.1 day)	




# Memory Systems are Diversifying

- HMC, HBM/2/3, LPDDR4, GDDR5X, WIDEIO2, etc
- 2.5D, 3D Stacking
- New devices (ReRAM, PCRAM, STT-MRAM, Xpoint)
- Configuration diversity
  - Fused, shared memory
  - Scratchpads
  - Write through, write back, etc
  - Consistency and coherence protocols
  - Virtual v. Physical, paging strategies




[https://www.micron.com/~media/track-2-images/content-images/content\\_image\\_hmc.jpg?la=en](https://www.micron.com/~media/track-2-images/content-images/content_image_hmc.jpg?la=en)



	SRAM	DRAM	eDRAM	2D NAND Flash	3D NAND Flash	PCRAM	STTRAM	2D ReRAM	3D ReRAM
Data Retention	N	N	N	Y	Y	Y	Y	Y	Y
Cell Size (F <sup>2</sup> )	50-200	4-6	19-26	2-5	<1	4-10	8-40	4	<1
Minimum F demonstrated (nm)	14	25	22	16	64	20	28	27	24
Read Time (ns)	<1	30	5	10 <sup>3</sup>	10 <sup>3</sup>	10 <sup>3</sup>	3-10	10-50	10-50
Write Time (ns)	<1	50	5	10 <sup>3</sup>	10 <sup>3</sup>	100-200	3-10	10-50	10-50
Number of Rewrites	10 <sup>16</sup>	10 <sup>16</sup>	10 <sup>16</sup>	10 <sup>3</sup> -10 <sup>4</sup>	10 <sup>3</sup> -10 <sup>4</sup>	10 <sup>3</sup> -10 <sup>4</sup>	10 <sup>15</sup>	10 <sup>3</sup> -10 <sup>12</sup>	10 <sup>3</sup> -10 <sup>12</sup>
Read Power	Low	Low	Low	High	High	Low	Medium	Medium	Medium
Write Power	Low	Low	Low	High	High	High	Medium	Medium	Medium
Power (other than R/W)	Leakage	Refresh	Refresh	None	None	None	None	Sneak	Sneak
Maturity	High	High	High	Low	Low	Low	Low	Low	Low

J.S. Vetter and S. Mittal, "Opportunities for Nonvolatile Memory Systems in Extreme-Scale High Performance Computing," *CiSE*, 17(2):73-82, 2015.



**Fig. 4.** (a) A typical 1T1R structure of RRAM with HfO<sub>2</sub>; (b) HR-TEM image of the TiN/Ti/HfO<sub>2</sub>/TiN stacked layer; the thickness of the HfO<sub>2</sub> is 20 nm.

H.S.P. Wong, H.Y. Lee, S. Yu et al., "Metal-oxide RRAM," *Proceedings of the IEEE*, 100(6):1951-70, 2012.

# NVRAM Technology Continues to Improve – Driven by Market Forces



## designlines MEMORY

### Blog

## First Look at Samsung's 48L 3D V-NAND Flash

Kevin Gibb, Product Line Manager, TechInsights


4/6/2016 04:40 PM EDT

9 comments post a comment

Like 16 Tweet Share 61 G+ 2

The highly anticipated Samsung's 48 layer V-NAND 3D flash memory is out in the market, and we at TechInsights have the first look.

Samsung had announced its 256 Gb 3-bit multi-level cell K9AFGY8S0M 3 would be used in on the market in them in their 2 TI Figure 1.



## designlines WIRELESS & NETWORKING

### Slideshow

## Facebook Likes Intel's 3D XPoint

### Google joins open hardware effort

Rick Merritt  
3/10/2016 07:56 AM EST  
7 comments

NO RATINGS  
LOGIN TO RATE

Like 115 Tweet Share 46 G+ 3

SAN JOSE, Calif.—Facebook said it hopes to use Intel's emerging 3D XPoint memories in its data centers. Meanwhile Google joined its archival's open hardware efforts to drive standards ranging from high-power compute racks to giant form factors for disk drives.

The two moves were likely the highest impact announcements at the annual event of the Facebook-led Open Compute Project (OCP) here. Among other news, Intel showed a new 16-core Xeon SoC with dual 10G Ethernet controllers and a prototype chip merging Xeon with an Arria FPGA in a single package.

non-volatile memories being huge endorsement," said t watcher Insight64

Original URL: [http://www.theregister.co.uk/2013/11/01/hp\\_memristor\\_2018/](http://www.theregister.co.uk/2013/11/01/hp_memristor_2018/)

HP 100TB Memristor drives by 2018 – if you're lucky, admits tech titan  
Universal memory slow in coming

By Chris Mellor

Posted in Storage, 1st November 2013 02:28 GMT

**Blocks and Files** HP has warned *EI Reg* not to get its hopes up too high after the tech titan's CTO Martin Fink suggested StoreServ arrays could be packed with 100TB **Memristor drives** come 2018.

In five years, according to Fink, DRAM and NAND scaling will hit a wall, limiting the maximum capacity of the technologies: process shrinks will come to a shuddering halt when the memories' reliability drops off a cliff as a side effect of reducing the size of electronics on the silicon dies.

The HP answer to this scaling wall is Memristor, its flavour of **resistive RAM technology** that is supposed to have DRAM-like speed and better-than-NAND storage density. Fink claimed at an HP Discover event in Las Vegas that Memristor devices will be ready by the time flash NAND hits its limit in five years. He also showed off a Memristor wafer, adding that it could have a 1.5PB capacity by the end of the decade.



## Forbes / Tech

JUL 28, 2015 @ 2:46 PM 7,391 VIEWS


## Intel And Micron Jointly Announce Game-Changing 3D XPoint Memory Technology

# Comparison of Emerging Memory Technologies

	SRAM	DRAM	eDRAM	2D NAND Flash	3D NAND Flash	PCRAM	STTRAM	2D ReRAM	3D ReRAM
Data Retention	N	N	N	Y	Y	Y	Y	Y	Y
Cell Size (F <sup>2</sup> )	50-200	4-6	19-26	2-5	<1	4-10	8-40	4	<1
Minimum F demonstrated (nm)	14	25	22	16	64	20	28	27	24
Read Time (ns)	< 1	30	5	10 <sup>4</sup>	10 <sup>4</sup>	10-50	3-10	10-50	10-50
Write Time (ns)	< 1	50	5	10 <sup>5</sup>	10 <sup>5</sup>	100-300	3-10	10-50	10-50
Number of Rewrites	10 <sup>16</sup>	10 <sup>16</sup>	10 <sup>16</sup>	10 <sup>4</sup> -10 <sup>5</sup>	10 <sup>4</sup> -10 <sup>5</sup>	10 <sup>8</sup> -10 <sup>10</sup>	10 <sup>15</sup>	10 <sup>8</sup> -10 <sup>12</sup>	10 <sup>8</sup> -10 <sup>12</sup>
Read Power	Low	Low	Low	High	High	Low	Medium	Medium	Medium
Write Power	Low	Low	Low	High	High	High	Medium	Medium	Medium
Power (other than R/W)	Leakage	Refresh	Refresh	None	None	None	None	Sneak	Sneak
Maturity									

Intel/Micron Xpoint?

# As NVM improves, it is working its way toward the processor core



- **Newer technologies improve**
  - density,
  - power usage,
  - durability
  - r/w performance
- **In scalable systems, a variety of architectures exist**
  - NVM in the SAN
  - NVM nodes in system
  - NVM in each node



# Current ASCR Computing At a Glance

System attributes	NERSC Now	OLCF Now	ALCF Now	NERSC Upgrade	OLCF Upgrade	ALCF Upgrades	
Planned Installation	<b>Edison</b>	<b>TITAN</b>	<b>MIRA</b>	<b>Cori 2016</b>	<b>Summit 2017-2018</b>	<b>Theta 2016</b>	<b>Aurora 2018-2019</b>
System peak (PF)	2.6	27	10	> 30	150	>8.5	180
Peak Power (MW)	2	9	4.8	< 3.7	10	1.7	13
Total system memory	357 TB	710TB	768TB	~1 PB DDR4 + High Bandwidth Memory (HBM)+1.5PB persistent memory	> 1.74 PB DDR4 + HBM + 2.8 PB persistent memory	>480 TB DDR4 + High Bandwidth Memory (HBM)	> 7 PB High Bandwidth On-Package Memory Local Memory and Persistent Memory
Node performance (TF)	0.460	1.452	0.204	> 3	> 40	> 3	> 17 times Mira
Node processors	Intel Ivy Bridge	AMD Opteron Nvidia Kepler	64-bit PowerPC A2	Intel Knights Landing many core CPUs Intel Haswell CPU in data partition	Multiple IBM Power9 CPUs & multiple Nvidia Voltas GPUS	Intel Knights Landing Xeon Phi many core CPUs	Knights Hill Xeon Phi many core CPUs
System size (nodes)	5,600 nodes	18,688 nodes	49,152	9,300 nodes 1,900 nodes in data partition	~3,500 nodes	>2,500 nodes	>50,000 nodes
System Interconnect	Aries	Gemini	5D Torus	Aries	Dual Rail EDR-IB	Aries	2 <sup>nd</sup> Generation Intel Omni-Path Architecture
File System	7.6 PB 168 GB/s, Lustre®	32 PB 1 TB/s, Lustre®	26 PB 300 GB/s GPFS™	28 PB 744 GB/s Lustre®	120 PB 1 TB/s GPFS™	10PB, 210 GB/s Lustre initial	150 PB 1 TB/s Lustre®

Complexity  $\propto T$

# Opportunities for NVM in Emerging Systems

- Burst Buffers, C/R [Liu, et al., MSST 2012]
- In situ visualization



<http://ft.ornl.gov/eavl>

- In-mem tables




Figure 3: Read/write ratios, memory reference rates and memory object sizes for memory objects in Nek5000

J.S. Vetter and S. Mittal, "Opportunities for Nonvolatile Memory Systems in Extreme-Scale High-Performance Computing," *Computing in Science & Engineering*, 17(2):73-82, 2015, 10.1109/MCSE.2015.4.

# Programming NVM Systems

# Design Goals for NVM Programming System

- **Active area of research**
  - See survey
- **Architectures will vary dramatically**
  - How should we design the node?
  - Portable across various NVM architectures
- **Performance for HPC scenarios**
  - Allow user or compiler/runtime/os to exploit NVM
  - Asymmetric R/W
  - Remote/Local
- **Security**
- **Assume lower power costs under normal usage**
- **Correctness and durability**
  - Enhanced ECC for NVM devices
  - A crash or erroneous program could corrupt the NVM data structures
  - Programming system needs to provide support for this model
- **ACID**
  - Atomicity: A transaction is “all or nothing”
  - Consistency: Takes data from one consistent state to another
  - Isolation: Concurrent transactions appears to be one after another
  - Durability: Changes to data will remain across system boots

MPI and OpenMP do not solve this problem.

10.1109/TPDS.2015.2442980


IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTING SYSTEMS

## A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems

Sparsh Mittal, *Member, IEEE*, and Jeffrey S. Vetter, *Senior Member, IEEE*

**Abstract**—Non-volatile memory (NVM) devices, such as Flash, phase change RAM, spin transfer torque RAM, and resistive RAM, offer several advantages and challenges when compared to conventional memory technologies, such as DRAM and magnetic hard disk drives (HDDs). In this paper, we present a survey of software techniques that have been proposed to exploit the advantages and mitigate the disadvantages of NVMs when used for designing memory systems, and, in particular, secondary storage (e.g., solid state drive) and main memory. We classify these software techniques along several dimensions to highlight their similarities and differences. Given that NVMs are growing in popularity, we believe that this survey will motivate further research in the field of software technology for NVMs.

**Index Terms**—Review, classification, non-volatile memory (NVM) (NVRAM), flash memory, phase change RAM (PCRAM), spin transfer torque RAM (STT-RAM) (STT-MRAM), resistive RAM (ReRAM) (RRAM), storage class memory (SCM), Solid State Drive (SSD).



# NVL-C: Portable Programming for NVMM

- Impact
  - Minimal, familiar, programming interface:
    - Minimal C language extensions.
    - App can still use DRAM.
  - Pointer safety:
    - Persistence creates new categories of pointer bugs.
    - Best to enforce pointer safety constraints at compile time rather than run time.
  - Transactions:
    - Prevent corruption of persistent memory in case of application or system failure.
  - Language extensions enable:
    - Compile-time safety constraints.
    - NVM-related compiler analyses and optimizations.
  - LLVM-based:
    - Core of compiler can be reused for other front ends and languages.
    - Can take advantage of LLVM ecosystem.

```
#include <nvl.h>
struct list {
    int value;
    nvl struct list *next;
};

void remove(int k) {
    nvl_heap_t *heap
        = nvl_open("foo.nvl");
    nvl struct list *a
        = nvl_get_root(heap, struct list);
    #pragma nvl atomic
    while (a->next != NULL) {
        if (a->next->value == k)
            a->next = a->next->next;
        else
            a = a->next;
    }
    nvl_close(heap);
}
```

# Preliminary Results

- Applications extended with NVL-C
- Compiled with NVL-C
- Executed on Fusion ioScale
- Compared to DRAM
- Various levels of optimization

## LULESH





Table 3: Symbols Used in the Result Figures

Symbol	Description
ExtMem or ExM	Use persistent storage as if extended DRAM
No Durability or ND	Skip runtime operations for durability
Base or B	Basic NVL-C version w/o Safety, RefCnt, and transaction (TX0, TX1, ...)
Safety or S	Automatic pointer-safety checking
RefCnt or R	Automatic reference counting
TX0	B+S+R + Enforce only durability of each NVM write
TX1	B+S+R + Enforce ACID properties of each transaction
TX2	TX1 + aggregated transaction using backup clauses
TX3	TX2 + skipping unnecessary backup using clobber clauses
TX4	TX3 at the granularity of each loop
CLFlush	Flush cache line to memory
MSync	Synchronize memory map with persistent storage

## XSBENCH



# Summary

- **Recent trends in extreme-scale HPC paint an ambiguous future**
  - Contemporary systems provide evidence that power constraints are driving architectures to change rapidly
  - Multiple architectural dimensions are being (dramatically) redesigned: Processors, node design, memory systems, I/O
  - Complexity is our main challenge
- **Applications and software systems are all reaching a state of crisis**
  - Applications will not be functionally or performance portable across architectures
  - Programming and operating systems need major redesign to address these architectural changes
  - Procurements, acceptance testing, and operations of today's new platforms depend on performance prediction and benchmarking.
- **We need performance portable programming models now more than ever!**
- **Programming systems must provide performance portability (in addition to functional portability)!!**
  - New memory hierarchies with NVM everywhere
  - Heterogeneous systems



# Acknowledgements

- **Contributors and Sponsors**

- Future Technologies Group:  
<http://ft.ornl.gov>
- US Department of Energy Office of Science
  - DOE Vancouver Project:  
<https://ft.ornl.gov/trac/vancouver>
  - DOE Blackcomb Project:  
<https://ft.ornl.gov/trac/blackcomb>
  - DOE ExMatEx Codesign Center:  
<http://codesign.lanl.gov>
  - DOE Cesar Codesign Center:  
<http://cesar.mcs.anl.gov/>
  - DOE Exascale Efforts:  
<http://science.energy.gov/ascr/research/computer-science/>
- Scalable Heterogeneous Computing Benchmark team: <http://bit.ly/shocmarx>
- US National Science Foundation Keeneland Project:  
<http://keeneland.gatech.edu>
- US DARPA
- NVIDIA CUDA Center of Excellence



# Bonus Material

